Fuzzy Logic Based Cell Scheduling For Input Bu ered ATM Switches
نویسندگان
چکیده
This paper presents a fuzzy logic based ATM cell scheduling technique for input buuered non-blocking (ATM) switches. Simulation results indicate that such scheduling signiicantly reduces the average wait time for high priority cells when compared with single and multiple priority FIFO buuers. Simulations were run on an actual trace of ATM video cells generated by an ATM camera. These ATM video cells were multiplexed with other ATM cells from diierent sources. The reduction in wait time for high priority traac is expected to improve the quality-of-service requirements at the communicating ends.
منابع مشابه
Matrix Unit Cell Scheduler (MUCS) for Input-Bu ered ATM Switches
This paper presents a novel matrix unit cell scheduler (MUCS) for input-bu ered ATM switches. The MUCS concept originates from a heuristic strategy that leads to an optimal solution for cell scheduling. Numerical analysis indicates that input-bu ered ATM switches scheduled by MUCS can utilize nearly 100% of the available link bandwidth. A transistor-level MUCS circuit has been designed and veri...
متن کاملA High performance OC OC Queue Design Prototype for Input bu ered ATM Switches
This paper presents the design and prototype of an intelligent Dimensional Queue DQ for high performance scalable input bu ered ATM switches DQ uses pointers and linked lists to organize ATM cells into multiple virtual queues according to prior ity destination and virtual connection It enforces per virtual connection Quality of Service QoS and elim inates Head Of Line HOL blocking Using Field P...
متن کاملA High - performance OC - 12 / OC - 48 Queue Design Prototype forInput - bu ered ATM
Input-bu ered ATM Switches Haoran Duan; J. W. Lockwood, S. M. Kang, and J. D. Will University of Illinois at Urbana{Champaign NSF ERC for Compound Semiconductor Microelectronics Department of Electrical and Computer Engineering and Beckman Institute for Advanced Science and Technology 405 N. Mathews Ave., Urbana, IL 61801, U.S.A. (217) 244-1565 (Voice), (217) 244-8371 (FAX) email: [email protected]...
متن کاملA High-Performance OC-12/OC-48 Queue Design Prototype for Input-buffered ATM Switches
This paper presents the design and prototype of an intelligent, 3-Dimensional-Queue (3DQ) for highperformance, scalable, input bu ered ATM switches. 3DQ uses pointers and linked lists to organize ATM cells into multiple virtual queues according to priority, destination, and virtual connection. It enforces per virtual connection Quality-of-Service (QoS) and eliminates Head-Of-Line (HOL) blocking...
متن کاملATM input-buffered switches with the guaranteed-rate property
| There is considerable interest in the provision of guaranteed-rate services for IP and ATM networks. Simultaneously, bandwidth demands make input-bu ered architectures attractive, and in some cases, necessary. In this paper, we consider the problem of how to support guaranteed-rate services in a single-stage, input-bu ered switch suitable for a LAN switch, an ATM switch or an IP router. Such ...
متن کامل